

# Endicott Research Group, Inc.

2601 Wayne St., Endicott, NY 13760 607-754-9187 Fax 607-754-9255 http://www.ergpower.com

# **SBD4212F**



# Specifications and Applications Information

05/04/12

The ERG SmartBridge Series is designed to "bridge the gap" in current LCD systems when transistioning from an OEM CCFL backlit LCD to an OEM LED LCD panel with a built-in driver taking into consideration the parameters of the existing power setup. The result is a complete plug-and-play setup transitioning the design towards the new LED backlit LCD.

The ERG SBD4212F is specifically designed to use the current system power levels (Vin), ground, enable and control signals (0-5V); outputting the required panel voltage, enable and adding a required Pulse Width Modulated (PWM) dimming signal to the OEM panel driver. The connection to the panel is completed by an integration harness.


Designed, manufactured and supported within the USA, the SBD4212F features:

- ✓ Less than 5 mm in height
- ✓ Wide input voltage range
- ✓ Provides up to 255:1 dimming range
- ✓ One year warranty
- ✓ Custom footprints are available

Connectors					
Input Connector	Output Connector				
Molex	Molex				
53261-0871	53261-0671				
J1-1 Vin(+) J1-2 Vin(+) J1-3 GND J1-4 GND J1-5 Enable J1-6 Control J1-7 N/C J1-8 N/C	J2-1 Vin(+) J2-2 Vin(+) J2-3 GND J2-4 GND J2-5 Enable J2-6 PWM Out				
Recommended input harness: H1308460F - flying lead input harness or H5106305 - DV to ERG input harness					

# SmartBridge Series with Integrated PWM Dimming

Package Configuration



Mass: 6.4 grams typ.



PCB components are shown for reference only. Actual product may differ from that shown.







## **Absolute Maximum Ratings**

Rating	Symbol	Symbol Value	
Input Voltage Range	V <sub>in</sub>	-0.3 to +20.0	Vdc
Storage Temperature	T <sub>stg</sub>	-40 to +85	°C
Control Input Voltage	V <sub>PWM</sub>	0 to +5.0	Vdc

# **Operating Characteristics**

Unless otherwise noted Vin = 12.00 Volts dc and Ta = 25°C.

Characteristic	Symbol	Min	Тур	Max	Units			
Input Voltage	V <sub>in</sub>	+8.0	+12.0	+18.0	Vdc			
Component Surface Temperature	T <sub>s</sub>	-40	-	+80	°C			
Input Current (Note 1)	I <sub>in</sub>	3.0	4.5	6.0	mAdc			
Input Current Max (Note 2)	I <sub>in</sub>	0	1	2	Adc			
Control Pin (Notes 3,4)								
Full-on Threshold	V <sub>thon</sub>	-	1	-	Vdc			
Minimum Pulse Width Threshold	$V_{PWmin}$	-	4.5	-	Vdc			
Minimum Pulse Width Period	T <sub>PWmin</sub>	-	16	-	µsec			
Input Impedance to GND	Z <sub>in</sub>	-	10k	-	Ohms			
Frequency	F <sub>PWM</sub>	-	245	-	Hz			
PWM Out								
Output ON Voltage	V <sub>on</sub>	4.5	5.0	5.5	Vdc			
Output OFF Voltage	V <sub>off</sub>	0	0.3	0.8	Vdc			
Output Current	I <sub>out</sub>	-15	-	15	mAdc			

Specifications subject to change without notice.

Note 1 lin is SBD4212F current only.

Note 2 In Max is total current allowed by user to power user electronics.

Note 3 Control pin is internally pulled to ground.

Note 4 Control pin input impedance is  $4.3k\Omega$ .



# **SBD4212F**



### **Application Information**

The ERG SBD4212F has been designed to be configured in multiple ways:

#### **NO DIMMING**

- OPERATION: The SBD4212F can be configured to operate without dimming by floating the Control (J1-6) pin.
- Pin 1,2 of connector J1 must be connected to +Vin, between 8 and 18 Vdc. Pins 3 and 4 of connector J1 must be connected to GND.

#### **ONBOARD PWM DIMMING**


- OPERATION: Onboard PWM configuration as shown in Figure 1 allows the user to control display brightness by controlling the onboard PWM generator. The user is responsible to provide an analog control signal. A dimming ratio up to 255:1 is possible with this configuration.
- DIMMING: Dimming is accomplished by applying an analog voltage to the Control Pin (J1-6). Display brightness is modulated by controlling the Control Pin voltage as shown in Graph 1.
- Pin 1,2 of connector J1 must be connected to +Vin, between 8 and 18 Vdc. Pins 3 and 4 of connector J1 must be connected to GND.







#### ONBOARD PWM DIMMING



## Graph 1




Figure 1

(1) Low ESR type input by-pass capacitor (10 uF - 220 uF) may be required to reduce reflected ripple and to improve power supply response.



Endicott Research Group, Inc. (ERG) reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by ERG is believed to be accurate and reliable. However, no responsibility is assumed by ERG for its use.